
PIC18F1230/1330
DS39758D-page 92
2009 Microchip Technology Inc.
TABLE 10-4:
SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset
Values
on Page:
PORTB
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
LATB
PORTB Output Latch Register (Read and Write to Data Latch)
TRISB
PORTB Data Direction Control Register
INTCON
GIE/GIEH PEIE/GIEL TMR0IE
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
INTCON2
RBPU
INTEDG0 INTEDG1 INTEDG2 INTEDG3 TMR0IP
INT3IP
RBIP
INTCON3
INT2IP
INT1IP
INT3IE
INT2IE
INT1IE
INT3IF
INT2IF
INT1IF
CMCON
C2OUT
C1OUT
C0OUT
—
CMEN2
CMEN1
CMEN0
Legend:
— = unimplemented, read as ‘0’. Shaded cells are not used by PORTB.